Chip
Accelerator architecture, and compiler technologies for deep neural network
To meet the demand for computing resources, we’re developing our own highly efficient compute stack: from accelerator chips to compilers. At PFN, we are exploring efficient accelerator architectures, compilers, and interconnect technologies for large scale computing platforms.
